



AO4456

N-Channel Enhancement Mode Field Effect Transistor

SRFET™





General Description

SRFET™ AO4456/L uses advanced trench technology with a monolithically integrated Schottky diode to provide excellent $R_{DS(ON)}$ and low gate charge. This device is suitable for use as a low side FET in SMPS, load switching and general purpose applications. *AO4456 and AO4456L are electrically identical.*
-RoHS Compliant
-AO4456L is Halogen Free

Features

$V_{DS} (V) = 30V$
 $I_D = 20A$ ($V_{GS} = 10V$)
 $R_{DS(ON)} < 4.6m\Omega$ ($V_{GS} = 10V$)
 $R_{DS(ON)} < 5.6m\Omega$ ($V_{GS} = 4.5V$)

UIS TESTED!
Rg, Ciss, Coss, Crss Tested



Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 12	V
Continuous Drain Current ^{AF}	I_{DSM}	$T_A=25^\circ C$	20
		$T_A=70^\circ C$	16
Pulsed Drain Current ^B	I_{DM}	120	
Power Dissipation	P_{DSM}	$T_A=25^\circ C$	3.1
		$T_A=70^\circ C$	2.0
Avalanche Current ^{B, G}	I_{AR}	55	A
Repetitive avalanche energy $L=0.1mH$ ^{B, G}	E_{AR}	151	mJ
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	$t \leq 10s$	31	$^\circ C/W$
Maximum Junction-to-Ambient ^A		Steady-State	59	$^\circ C/W$
Maximum Junction-to-Lead ^C	$R_{\theta JL}$	16	24	$^\circ C/W$

Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D=1\text{mA}, V_{GS}=0\text{V}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$ $T_J=125^\circ\text{C}$			0.1 20	mA
I_{GSS}	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 12\text{V}$			0.1	μA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.4	1.8	2.4	V
$I_{D(ON)}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	120			A
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$ $T_J=125^\circ\text{C}$		3.8 5.9	4.6 7.4	m Ω
		$V_{GS}=4.5\text{V}, I_D=20\text{A}$		4.5	5.6	m Ω
g_{FS}	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		112		S
V_{SD}	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.37	0.5	V
I_S	Maximum Body-Diode + Schottky Continuous Current				5	A
DYNAMIC PARAMETERS						
C_{iss}	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=15\text{V}, f=1\text{MHz}$		6430	7716	pF
C_{oss}	Output Capacitance			756		pF
C_{riss}	Reverse Transfer Capacitance			352	493	pF
R_g	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.3	0.6	0.9	Ω
SWITCHING PARAMETERS						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, I_D=20\text{A}$	80	96	115	nC
$Q_g(4.5\text{V})$	Total Gate Charge		36	44	53	nC
Q_{gs}	Gate Source Charge			17		nC
Q_{gd}	Gate Drain Charge			13		nC
$t_{D(on)}$	Turn-On Delay Time	$V_{GS}=10\text{V}, V_{DS}=15\text{V}, R_L=0.75\Omega,$ $R_{GEN}=3\Omega$		17.5		ns
t_r	Turn-On Rise Time			10		ns
$t_{D(off)}$	Turn-Off Delay Time			56		ns
t_f	Turn-Off Fall Time			10.5		ns
t_{rr}	Body Diode Reverse Recovery Time		$I_F=20\text{A}, dI/dt=300\text{A}/\mu\text{s}$		20	25
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, dI/dt=300\text{A}/\mu\text{s}$		26		nC
t_{rr}	Body Diode Reverse Recovery Time	$I_F=20\text{A}, dI/dt=500\text{A}/\mu\text{s}$		18	23	ns
Q_{rr}	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, dI/dt=500\text{A}/\mu\text{s}$		38		nC

A: The value of $R_{\theta JA}$ is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The value in any given application depends on the user's specific board design.

B: Repetitive rating, pulse width limited by junction temperature.

C: The $R_{\theta JA}$ is the sum of the thermal impedance from junction to lead $R_{\theta JL}$ and lead to ambient.

D: The static characteristics in Figures 1 to 6 are obtained using $<300\mu\text{s}$ pulses, duty cycle 0.5% max.

E: These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^\circ\text{C}$. The SOA curve provides a single pulse rating.

F: The current rating is based on the $t \leq 10\text{s}$ junction to ambient thermal resistance rating.

G: $L=100\mu\text{H}, V_{DD}=0\text{V}, R_G=0\Omega$, rated $V_{DS}=30\text{V}$ and $V_{GS}=10\text{V}$

Rev8: July 2008

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Single Pulse Avalanche Capability




Figure 10: Maximum Forward Biased Safe Operating Area (Note E)




Figure 11: Single Pulse Power Rating Junction-to-Ambient (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Normalized Maximum Transient Thermal Impedance (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Diode Reverse Leakage Current vs. Junction Temperature




Figure 13: Diode Forward voltage vs. Junction Temperature




Figure 14: Diode Reverse Recovery Charge and Peak Current vs. Conduction Current




Figure 15: Diode Reverse Recovery Time and Soft Coefficient vs. Conduction Current




Figure 16: Diode Reverse Recovery Charge and Peak Current vs. di/dt






Figure 17: Diode Reverse Recovery Time and Soft Coefficient vs. di/dt


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

